

-AG85 742 CLASSIFIED	MILI'	TARY AD	NC ST APTATIO WIKER,	N OF CO	URG FL							
1002	1079	-16060-	WIKER		MMERC IA	L ITEM	(MACI)	PROGRA	M OF EL	F/G 15 ECTRE	5/5 TC(U)	Ì
10=2	v				RIER	DELET-	TR-78-	DAAB 2935-2	07-78-C	-2935 NL		
												П
						·						
												П
												İ
												ı
												į, d



MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS-1963-1





Research and Development Technical Report DELET-TR-78-2935-2

ADA 085742

MILITARY ADAPTATION OF COMMERCIAL ITEM (MACI) PROGRAM ON ELECTRICALLY ALTERABLE READ ONLY MEMORY

Richard L. Wiker

HONEYWELL INC. 13350 U.S. Highway 19 St. Petersburg, FL 33733



April 1980

Second Interim Report for period 15 January 1979 - 15 December 1979

DISTRIBUTION STATEMENT

Approved for public release: Distribution unlimited.

Prepared for:
US Army Electronics Technology and Devices Laboratory

ERADCOM

US ARMY ELECTRONICS RESEARCH AND DEVELOPMENT COMMAND FORT MONMOUTH, NEW JERSEY 07703

80 5 23 002

FILE COP

別

NOTICES

Disciolmers

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products or services referenced herein.

Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.

Item (MACI) Program of Electrically Alterable Read Only Memory (EAROM), L./Wiker, R.W./Carter, J./Maddox D. PERFORMING ORGANIZATION NAME AND ADDRESS Honeywell Inc. 13350 U.S. Highway 19 St. Petersburg, FL 33733 II. CONTROLLING OFFICE NAME AND ADDRESS Commander	nterim 15 Dec 15 Dec 879-16966-2 ONTWACT ON GWANT NUMBER AABO7-78-C-2935 PROGRAM ELEMENT, PROJE AREA & WOME UNIT NUMBER 764690068RD0
Military Adaptation of Commercial Item (MACI) Program of Electrically Alterable Read Only Memory (EAROM) L./Wiker, R.W./Carter, J./Maddox PERFORMING ORGANIZATION NAME AND ADDRESS Honeywell Inc. 13350 U.S. Highway 19 St. Petersburg, FL 33733 Commander II. CONTROLLING OFFICE NAME AND ADDRESS Commander	Jan 15 Dec 979-16966-2 ONTHACT ON GRANT NUMB AABO7-78-C-2935 PROGRAM ELEMENT, PROJE AREA & WORK UNIT NUMBER
Item (MACI) Program of Electrically Alterable Read Only Memory (EAROM), L./Wiker, R.W./Carter, J./Maddox D. PERFORMING ORGANIZATION NAME AND ADDRESS HONeywell Inc./ 13350 U.S. Highway 19 St. Petersburg, FL 33733 II. CONTROLLING OFFICE NAME AND ADDRESS Commander L./Wiker, R.W./Carter, J./Maddox D. D	Jan 15 Dec 979-16966-2 ONTHACT ON GRANT NUMB AABO7-78-C-2935 PROGRAM ELEMENT, PROJE AREA & WORK UNIT NUMBER
Alterable Read Only Memory (EAROM), L./Wiker, R.W./Carter, J./Maddox D. PERFORMING ORGANIZATION NAME AND ADDRESS HONeywell Inc./ 13350 U.S. Highway 19 St. Petersburg, FL 33733 11. CONTROLLING OFFICE NAME AND ADDRESS Commander	AABO7-78-C-2935
L./Wiker, R.W./Carter, J./Maddox 5. PERFORMING ORGANIZATION NAME AND ADDRESS HONeywell Inc. 13350 U.S. Highway 19 St. Petersburg, FL 33733 11. CONTROLLING OFFICE NAME AND ADDRESS Commander	M79-16960-2 ONTHACT ON GRANT NUMB AAB 07-78-C-2935 PROGRAM ELEMENT, PROJE AREA & WORK UNIT NUMBER
L./Wiker, R.W./Carter, J./Maddox 5. PERFORMING ORGANIZATION NAME AND ADDRESS HONeywell Inc./ 13350 U.S. Highway 19 St. Petersburg, FL 33733 11. CONTROLLING OFFICE NAME AND ADDRESS Commander 12. A	PROGRAM ELEMENT, PROJE
9. PERFORMING ORGANIZATION NAME AND ADDRESS HONeywell Inc. 13350 U.S. Highway 19 St. Petersburg, FL 33733 11. CONTROLLING OFFICE NAME AND ADDRESS Commander 12.	PROGRAM ELEMENT, PROJE AREA & WORK UNIT NUMBER
Honeywell Inc./ 13350 U.S. Highway 19 St. Petersburg, FL 33733 Controlling Office NAME AND ADDRESS Commander 12.	10
13350 U.S. Highway 19 St. Petersburg, FL 33733 Controlling office NAME AND ADDRESS Commander	7640000000000000
11. CONTROLLING OFFICE NAME AND ADDRESS Commander	
Commander	REPORT DATE
7 7 6	pr 2 988 7
	NUMBER OF PAGES
Attn: DELET-I3-D Ft. Monmouth, NJ 07703	113
	SECURITY CLASS. (of this re
(d) 13. C	nclassified
15a.	DECLASSIFICATION/DOWN
16. DISTRIBUTION STATEMENT (of this Report)	
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Rep	ori)
18. SUPPLEMENTARY NOTES	
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) EAROM MNOS Device Militarization LSI Devices LSI Device Characterization	
ABSTRACT (Continue on reverse side if necessary and identify by block number) Comparison of MNOS Device performance, device development of screening tests, and test plan.	type selection,

SECURITY CLASSIFICATION OF THIS PAGE (Show Date Entered)

BECURITY CLASSIFICATION OF THIS PAGE(When Date Entered)



DEPARTMENT OF THE ARMY US ARMY ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY FORT MONMOUTH, NEW JERSEY 07703

DELET-IB-D

16 June 1980

Defense Technical Information Center Cameron Station ATTN: DTIC-DDA Alexandria, VA 22314

Gentlemen:

We understand that Appendix B of our Research and Development Technical Report, DELET-TR-78-2935-2, is not reproducible. This report entitled, "Military Adaptation of Commercial Item (MACI) Program on Electrically Alterable Read Only Memory", was distributed by Honeywell, St. Petersburg, Florida, under contract DAAB07-78-C-2935.

Appendix B contains solely computer print-out raw data and is not essential for reading the main part of the report. It is therefore suggested that you omit Appendix B from your reproduced copies and instead, substitute the following statement:

"Appendix B contains the computer print-out of AC and Functional Screen Tests on the 3400 device and is omitted for technical reasons in this copy. Persons interested in these data are requested to contact the ERADCOM project engineer, Mr. Herbert L. Mette, 201-544-4995, or write to the address indicated in box 11 of the DD 1473 Form of this report".

Sincerely yours,


Yle, hat L. Mett, HERBERT L. METTE, Leader Advanced IC Techniques Team

٠,

الموالدين د

TABLE OF CONTENTS

		Page
	of Illustrations of Tables	ix xiii
Section	<u>on</u>	
1.0	INTRODUCTION	1
2.0	SCOPE	2
3.0	PROGRAM PLAN	3
4.0	BACKGROUND	5
5.0	MEMORY DEVICE STATUS	9
6.0	MEMORY DEVICE PERFORMANCE CHARACTERISTICS	10
7.0	MNOS UNIQUE CHARACTERISTICS	68
8.0	COMPARISON MATRIX	72
9.0	CONCLUSIONS	74
10.0	TEST PLAN	75



LIST OF ILLUSTRATIONS

Figure	<u>Title</u>	Page
3-1	MACI-MNOS EAROM Program	4
4-1	Erased $V_{\overline{\mathbf{T}}}$ Plot	7
6-1	Access Times Composite	11
6-2	Average Power Supply Current Versus Temperature (Ambient) for NCR 2451	12
6-3	Average Power Supply Current Versus Temperature (Ambient) for NCR 3400	13
6-4	Average Power Supply Current Versus Temperature (Ambient) for NCR 2810	14
6-5	Average Power Supply Current Versus Temperature Ambient for GI2401	15
6-6	Radiation Exposure Testing of NCR2451 (Short Circuit Unbiased State)	16
6-7	Radiation Exposure Testing of NCR2451 (Biased State)	17
6-8	Radiation Exposure Testing of GI3400 (Short Circuit Unbiased State)	18
6-9	Radiation Exposure Testing of GI3400 (Biased State)	19
6-10	Radiation Exposure Testing for NCR2810 (Short Circuit Unbiased State)	20
6-11	Radiation Exposure Testing for NCR2810 (Biased State)	21
6-12	Radiation Exposure Testing of GI2401 (Short Circuit Unbiased State)	22
6-13	Radiation Exposure Testing of GI2401 (Biased State)	23

480~16591

LIST OF ILLUSTRATIONS (Continued)

Figure	<u>Title</u>	Page
6-14	2451 V _{SS} Supply Current (I _{SS})	31
6-15	3400 V _{SS} Supply Current (I _{SS})	32
6-16	3400 V _{DD} Supply Current (I _{DD})	33
6-17	NCR 2810 V _{DD} Supply Current (I _{DD})	34
6-18	NCR2810 Erase Substrate Leakage Current (IEE)	35
6-19	2401 Erase Substrate Leakage Current	36
6-20	2401 V _{DD} Supply Current Write Mode	37
6-21	2401 V _{DD} Supply Current (I _{DD}) Read Mode	38
6-22	7053 Chip Select High Current (I _{CSH})	39
6-23	7053 V _{DD} Supply Current (I _{DD})	40
6-24	7053 V _{CC} Supply Current (I _{CC})	41
6-25	2451 V _{DD} Supply Current (I _{DD})	42
6-26	2451 V _{DD} Supply Current (I _{DD})	43
6-27	Total Dose Versus V _T	50
6-28	V _T Versus Total Dose 3400 No. 3	51
6-29	V _T Versus Total Dose 3400 No. 4	52
6-30	Total Dose 3400 No. 6	53
6-31	Total Dose 3400 No. 229	54
6-32	V _T Versus Total Dose 3400 No. 228	55
6-33	V_ Versus Total Dose 3400 No. 203	56

LIST OF ILLUSTRATIONS (Continued)

Figure	<u>Title</u>	Page
6-34	V _T Versus Total Dose 3400 No. 221	57
6-35	3400 No. 3 25°C Post Rad Schmoo	58
6-36	ER 3400 No. 3 +85°C Post Rad Schmoo	59
6-37	3400 No. 3 +25°C Post Rad Schmoo No. 3	60
6-38	3400 No. 3 +85°C Post Rad Schmoo No. 3	61
6-39	ER 3400 No. 4 +25°C Post Rad Schmoo No. 4	62
6-40	ER 3400 No. 4 +85°C Post Radiation Test	63
6-41	3400 No. 4 +25°C Post Rad Schmoo (Rewritten)	64
6-42	3400 No. 4 +85°C Post Rad Schmoo (Rewritten)	65
6-43	3400 No. 26 +25°C No Rad Control Device	66
6-44	3400 No. 26 +25°C No Rad Schmoo Control Device	67
7-1	Write Width Versus V _T 2810 No. 318	76
7-la	Write Voltage Versus $V_{f T}$ (Thin Nitride Part)	77
7-1b	Write Voltage Versus $V_{\overline{\mathbf{T}}}$ (Thin Nitride Part)	.78
7-2	Write Width Versus V _T 2810 No. 328	79
7-2a	Write Voltage Versus $V_{\overline{\mathbf{T}}}$ (Thin Nitride Part)	80
7-2b	Write Voltage Versus $V_{f T}$ (Thin Nitred Part)	81
7-3	Write Width Versus V_{T} 2810 Versus 333	82
7-3a	Write Voltage Versus $V_{\overline{\mathbf{T}}}$ (Thin Nitride Part)	83
7-3b	Write Voltage $V_W^-V_{f T}$ ("Thin" Nitride Part)	84
7-3c	Write Voltage Versus $V_{\overline{\mathbf{T}}}$ (Thick Nitride Part)	85
7-4	Write Width Versus $V_{\widehat{\mathbf{T}}}$ (Endurance Device)	86
7-5	Write Voltage Versus ${f V}_{f T}$ (Thick Nitride Part)	87

LIST OF ILLUSTRATIONS (Continued)

<u>Figure</u>	<u>Title</u>	Page
7-5a	Write Width Versus $V_{\overline{\mathbf{T}}}$ (Endurance Device)	88
7-6	Write Width Versus $V_{\overline{\mathbf{T}}}$ 3400 No. 207	89
7-7	Write Width Versus $V_{\overline{\mathbf{T}}}$ 3400 No. 209	90
7-8	Write Width Versus V _T 2451 No. 541	91
7-9	Write Width Versus V _T 2451 No. 536	92
7-10	Write Width Versus V _T 2451 No. 533	93
7-11	Write Width Versus V_{T} 2451 No. 504	94
7-12	Write Width Versus V_{T} 2451 No. 509	95
7-13	Write Width Versus V _T 2451 No. 514	96
7-14	Write Width Versus V. 2451 No. 530	97

LIST OF TABLES

<u>Table</u>	<u>Title</u>	Page
6-1	Results of Radiation Testing of MNOS Devices for MACI - EAROM Program	26
6-2	DC Parameters 7053	27
6-3	DC Parameters 2451/3400	28
6-4	DC Parameters 2810	29
6-5	DC Parameters 2401	30
6-4	CO ₆₀ Tests 3400 Plastic	46
6-5	CO ₆₀ Tests 3400 Plastic	47
6-6	CO ₆₀ Tests 3400 Ceramic	48
7-1	Writing Characteristics	70
8-1	MNOS Device Comparison Table	73

1.0 INTRODUCTION

The objectives of the MACI Program originally stated in Interim Report No. DELET-TR-2935-1 are restated below. The significance of this program has been further heightened by the expanded use of commercial MNOS Memory Devices in military systems. This has resulted in increased interest in detailed information on the technology and test methods. The MACI-EAROM Program brings much of the practical applications information developed in military systems development together in a usable form for those seeking this data.

The MACI-EAROM Program (Military Adaptation of a Commercial Item for Electrically Alterable Read Only Memories) is designed to study commercially available MNOS Memory Devices of the EAROM/WAROM (Word Alterable Read Only Memory) type and determine which, if any, are suitable for use in military sytems. The results will show (1) which device/devices are feasible for military use (2) the range of conditions of that use and its correlation to the expressed optimum device characteristics indicated by the military applications survey.

Due to the unique MNOS characteristics, and the fact that none of the available devices are specified to military range conditions, the objectives of the MACI program are different from others. In this case, a practical military specification must be developed which is suitable to the MNOS characteristics.

The well established MIL-883, Class B screening normally used for semiconductor devices is used for measuring those parameters which are similar to more conventional memory devices.

The objectives of the MACI-EAROM Program are:

- a) Determine the range and type of military applications for MNOS EAROM/WAROMS and the features and parameters most significant in these applications.
- b) Determine who is making MNOS devices, which devices are available and should be investigated.
- c) Determine the status of MNOS memory device vendors, their support for these devices and future plans.
- d) Develop test plans for, procure and functionally test candidate MNOS memory devices to determine their suitability for identified military, olications.

- e) Perform package studies on all candidate devices to determine mechanical suitability to military applications.
- f) Perform a comparative study of the results of all previous testing and analysis and with ERADCOM concurrence select a device type or types which are optimum for future military slash sheet development.
- g) Develop a screening test plan for the selected device/ devices and procure parts.
- h) Develop a preliminary slash sheet specification and test plan to verify device/devices against the specification.
- i) Perform screening and slash sheet testing on sufficient parts to verify slash sheet and screening test.
- j) Deliver 50 parts tested and screened to ERADCOM meeting the slash sheet requirements (50 of each type, if multiple types).
- k) Deliver to ERADCOM the following items:
 - 1. Prospective Military Slash Sheet of selected part.
 - Screening procedures for selecting commercial parts that will meet military requirements.
 - 3. Final report detailing results of the MACI program, explanatory information not covered in specifications and recommendations for future programs involving MNOS and/or other memory technology (including information on new MNOS memory devices that mature after the selection process is complete).

2.0 SCOPE

This report covers the conclusion of the preselection phase, the selection of the final devices and the development of the Test Plan for the final phase. Delays in the procurement of the preselection phase devices caused a delay in the First Interim Report. The Second Interim Report is timed to provide a logical conclusion of the preselection phase tied to a logical break point in the development of the slash sheet and screening tests. The following general tasks are covered:

• Program Plan status

- Background (ie: to provide some independence of use to this report)
- Current status of selected devices and potential new devices.
- Performance characteristics of MNOS Memory devices (review of preselection phase results combined with new test results)
- Results of MNOS unique characteristics testing
- Development of screening test plan for endurance test
- Packaging test results
- Comparison of MNOS devices in the form of a matrix showing the relative results of previous tests
- Conclusions drawn from the comparative results
- Preliminary test plans for screening selected parts
- Plans for the remainder of this MACI Program and suggested areas for potential new programs

3.0 PROGRAM PLAN

Figure 3-1 shows the MACI EAROM program plan with the shaded areas indicating the areas either completed or determined unnecessary due to adequate packaging for military use of the selected devices.

Upon completion of the preselection phase of the program ERADCOM approval was given for the selected memory devices and sufficient parts to meet the program requirements were ordered according to an agreed upon quantity for each type.

Package testing was completed and the devices were determined to be suitable for military use from a mechanical standpoint. It was therefore determined that repackaging was unnecessary.

Test plan development was completed for both device types in the preliminary form. These will now be submitted for ERADCOM approval and finalization. These were developed for both normal memory procedures and MNOS specific procedures.




FIGURE 3-1. MACI-MNOS EAROM PROGRAM

While test fixtures and software have been developed and fabricated for both the 2810 EAROM and the 2451/3400 WAROM delivery of parts has been slow. 2810 Parts ordered from Nitron and NCR (NC7810 from Nitron) have resulted in only a partial shipment from Nitron (40 of 225 parts) within two months of the originally promised date of delivery. 2810 parts from NCR have been received. The delay in delivery is mostly due to high demand for the parts (internal for NCR) and insufficient production capacity at present to meet that demand. Since Nitron is relatively new to producing 2810's (NC7810) start-up and available resource problems plague their current ability to ship parts. While General Instruments is also producing 2810's they are confining their output to High-Rel parts which makes these parts unsuitable for MACI application. current lapse in availability of 2810's appears will be eliminated in the near future, but the present situation has resulted in Honeywell requesting permission of ERADCOM to revert back to a single candidate device for slash sheet development and delivery of parts. It was requested to select the NCR2451/ER3400 as the final device for this program. ERADCOM accepted this request. The slash sheet development and test plan for the 2810 will be delivered to ERADCOM without the fifty (50) quality tested parts.

4.0 BACKGROUND

The first Interim Report (report No. DELET-TR-78-2935-1 dated October 1979) of the MACI-EROM (Military Adaptation of a Commercial Item for Electrically Alterable Read-Only Memories) Program explained the objectives of the program and how the first phase was developed and carried out. This report consisted of the following:

- The Program Plan
- The development and results of a Military Applications Survey of MNOS Devices.
- Criteria to be used in selecting the final device/ devices.
- Analysis of Available Device Vendors and their capability, current status and inspection procedures.
- Data and analysis of Available Device Performance characteristics such as access time, cycle time, power supply current and radiation resistance.

- Analysis and testing of device packaging and chip layout.
- Conclusions and comparative analysis of available MNOS memory devices.

While extensive results were shown in that report, comparative testing was not complete at the time it went to publication. This report will add the results of the completed comparative testing to the results covered in the initial report and show in matrix form the basis for selection of the final devices.

In addition to the comparative results, additional testing of the selected devices has been performed and reported on in this document. It must be understood by those reading both reports that the data base for the results shown and conclusions drawn is quite narrow. The testing was for the most part performed on less than thirty (30) devices and usually of one lot. Due to the limited resources of the MACI program no extensive characterization was possible. Those wishing to use these results should confirm them with analysis and testing of their own with a more applicable sample of devices.

While the results shown in the first report are accurate based on the data presented some of the testing and analysis philosophy may require clarification. While in some areas facts are implied without being stated. For instance threshold decay prediction used in retention measurement is shown tied almost solely to the written threshold ("0" as defined in the report). The primary reason for this is the inability to measure the normal decay rate of the erased threshold ("1") in a reasonable time period from the time of writing the device. This results from the "Tri-Gate" structure of the memory cell where the thicker oxide areas of the gate region determine the threshold in the high conductance state. The thin oxide region is driven toward depletion and does not control the device threshold until sufficient discharge of stored electrons has occurred to increase the threshold beyond the static threshold value created by the thick oxide region. Figure 4-1 below shows the effect.

The effective device threshold becomes the larger of the superimposed values resulting in the decay of the "1" threshold not being able to be measured until long after the write time (ie: 0 \approx 2 x 10 6 seconds in the above example). Assuming the end of life retention points are properly chosen by the device vendor the ("0") written $\rm V_T$ will reach its end of recognition point before the ("1")




FIGURE 4-1. ERASED $\mathbf{v_T}$ PLOT

erased V_T . This is especially true since margin for read disturb effects must be allowed in the "1" V_T margin. The "1" V_T is disturbed by reading while the "0" V_T is enhanced.

Some feedback regarding the First Interim Report has been received. The method of predicting the retention by extrapolating a best fit Lin-Log curve to predetermined end of retention points was shown in Section 8.1. The selected end points are shown on Page 8-4 for 2810 and 2401 EAROMs. some typographical errors clouded the point of the approach. The report reads;

0.2401 - \(\Delta \text{TI-0} \) 1.5V \\ 0.2801 - \(\Delta \text{TI-0} \) 1.4V

It should be:

(2401) - $\Delta V_{\mathbf{T}}$ (1 to 0) \leq 1.5V

(2801) - ΔV_T (1 to 0) $\leq 1.4V$

The ΔV_{T} voltages shown were developed from the following procedure:

- Erase each EAROM with specified ERASE conditions.
- Write each EAROM using a standard specified "Hard" write (checkerboard pattern).
- "Soft" ERASE each EAROM using reduced voltage and time with respect to specified ERASE conditions.
- Read the memory to determine any change in data using specified conditions (or potential system conditions if different). The V_M voltage used in this procedure is of special significance as it will affect the level of the end point. If no data has changed state, repeat the last two operations.
- If a switch in data is detected (multiple reads are performed to insure against intermittent or soft changes) the threshold (MIN) values of the "l and 0" levels are read. The difference between ΔV_{TI} and ΔV_{T} is used as the end of retention point.

This method was developed due to lack of available data from the vendors regarding correlation of the threshold measured by the V_M method and the actual end of retention point. In addition, it is a method any user can perform using standard off-the-shelf devices without having access to internal package chip outputs.

The values shown are worst case values determined from the available devices using -5.0 V as a V_{M} input level (specified value) during the reading portion of the test. The results obtained are conservative with regard to the actual in-situ results that can be expected in system use.

This report will further clarify the reasons for the device selection indicated in the First Report and fill in some holes in the data on the selected device characteristics to provide a better applications background.

5.0 MEMORY DEVICE STATUS

The status of several of the candidate devices has changed significantly since last reported. Some of these changes are as follows:

- The NC7053 has been temporarily dropped by Nitron and is not presently available. A new design will be available shortly.
- General Instruments is not currently making a commercial version of the 2810 but plans to in the future if demand is significant.
- General Instruments is making a High-Rel (Military) version of the 2810.
- The price quoted for NC7810 in the earlier report is lower than the current price from Nitron. 225 devices were ordered with the price quoted (9/27/79) at \$22.75/ea as compared to the \$18.00 price originally quoted on 6 June 1979.
- NCR2810 (from NCR) are in current short supply and only available in small quantities. Orders are being taken for August 1980 delivery.
- General Instruments has reorganized their applications section with significant improvement in that function resulting.
- With NCR and GI shifting to LPCVD Nitride improved nitride thickness control is anticipated. One result that is required of potential users is to recharacterize new parts to determine performance changes resulting from nitride quality and thickness changes. Read disturb, retention, and endurance characteristics should be particularly affected.

- Anticipated Japanese 16K parts (Hitachi) have not yet arrived on the available market place.
- New interest from military sources in use of MNOS in recording systems and radiation resistant applications has been noticed.

Otherwise the status of MNOS devices in military applications and current availability hasn't changed from the initial report. The best devices for future military applications still appear to be the NCR/ER2810 (ie: NC7810) and the NCR2451/ER3400 from a vendor availability outlook. The 2451/3400 is currently more available than the widely used 2810. NC7451 Nitron's version of the 2451 is not yet available (January 1980).

6.0 MEMORY DEVICE PERFORMANCE CHARACTERISTICS

A review of some of the previously reported results is shown in Section 6.1 with some new data shown in Section 6.2.

6.1 Review of Device Performance Characteristics

Some of the MNOS device performance characteristics are highlighted in Figures 6-1 through 6-13 and Table 6-1. These illustrations cover the following performance characteristics:

- Access time all devices (Figure 6-1).
- Power Supply Current NCR2451 (Figure 6-2).
- Power Supply Current GI3400 (Figure 6-3).
- Power Supply Current NCR2810 (Figure 6-4).
- Power Supply Current GI2401 (Figure 6-5).
- Radiation Dose Rate/Retention Tests for NCR2451 (short circuit) Figure 6-6.
- Radiation Dose Rate/Retention tests for NCR2451 (Biased)
 Figure 6-7.
- Radiation Dose Rate/Retention tests for GI3400 (short circuit) Figure 6-8.
- Radiation Dose Rate/Retention tests for GI3400 (Biased) Figure 6-9.






FIGURE 6-1. ACCESS TIMES COMPOSITE



TIGURE 6-2. AVERAGE POWER SUPPLY CURRENT VERSUS TEMPERATURE (AMBIENT) FOR NCR 2451



POWER SUPPLY AVE CURRENT VS TEMPERATURE

0580-568




FIGURE 6-4. AVERAGE POWER SUPPLY CURRENT VERSUS TEMPERATURE (AMBIENT) FOR NCR 2810

POWER SUPPLY AVE CURRENT VS TEMPERATURE




FIGURE 6-5. AVERAGE POWER SUPPLY CURRENT VERSUS TEMPERATURE AMBIENT FOR GI2401




FIGURE 6-6. RADIATION EXPOSURE TESTING OF NCR2451 (SHORT CIRCUIT UNBIASED STATE)




FIGURE 6-7. RADIATION EXPOSURE TESTING OF NCR2451 (BIASED STATE)

RADIATION TEST 5-30-79

0580-55B

216 EXPOSED IN FOAM

+ PRELIMINARY

Vgg

- × AFTER AN EXPOSURE TO 108 RS/S FOR 20ns
- AFTER AN EXPOSURE TO 108 RS/S FOR 20ns
- **⊗** AFTER AN EXPOSURE TO 10¹¹ RS/S FOR 20ns
- A POST RADIATION RETENTION 6-6-79




FIGURE 6-8. RADIATION EXPOSURE TESTING OF GI3400 (SHORT CIRCUIT UNBIASED STATE)



B AFTER AN EXPOSURE TO 108 RS/S FOR 20ns

AFTER AN EXPOSURE TO 1011 RS/S FOR 20ns

A POST RADIATION RETENTION 6-6-79






FIGURE 6-9. RADIATION EXPOSURE TESTING OF GI3400 (BIASED STATE)

RADIATION TEST 5-30-79




FIGURE 6-10. RADIATION EXPOSURE TESTING FOR NCR2810 (SHORT CIRCUIT UNBIASED STATE)





FIGURE 6-11. RADIATION EXPOSURE TESTING FOR NCR2810 (BIASED STATE)



406 EXPOSED IN FOAM

FIGURE 6-12. RADIATION EXPOSURE TESTING OF G12401 (SHORT CIRCUIT UNBIASED STATE)




FIGURE 6-13. RADIATION EXPOSURE TESTING OF GI2401 (BIASED STATE)

- Radiation Dose Rate/Retention tests for NCR2810 (short circuit) Figure 6-10.
- Radiation Dose Rate/Retention test for NCR2810 (Biased)
 Figure 6-11.
- Radiation Dose Rate/Retention tests for GI2401 (short circuit) Figure 6-12.
- Radiation Dose Rate/Retention test for GI2401 (Biased) -Figure 6-13.
- Results of Dose Rate Testing of MNOS Devices Table
 6-1

These figures and table show the highlights of the First Interim Report testing for memory performance characteristics. The results clearly show the 2451/3400 and 2810 to be applicable for military use and the best choices of those parts observed.

6.2 Static Electrical Tests

These tests were not previously reported on in the last Interim Report.

6.2.1 Objective

The objective was to measure static (DC) electrical characteristics of MNOS devices over military temperature range (-55°C to +125°C), examine effects of temperature and determine most suitable device for military applications.

6.2.2 Procedure

Fifteen devices of each of the five part types were acquired for the static tests. The tests were performed using a Fairchild 5000 automatic memory tester and a Temptronics Thermostream TP450A for temperature control. Devices were tested at -45°C, 0°C, 25°C, 70°C, and 125°C ambient. Due to the time required for the thermostream to reach -55°C, 45°C was used for low temperature measurements. All devices were tested at manufacturer's recommended operating conditions over this temperature range.

6.2.3 Results

Average results for each part type are displayed in Tables 6-1 through 6-4. The vendor specification value is shown for comparison. Graphs of specific parameters versus temperature are included.

When tested to vendor commercial temperature range limits, the 2810 is the only type in which all devices passed all tests⁽¹⁾ over the full military temperature range. Three devices out of thirty 2451/3400 device samples and zero out of fifteen 7053 device samples passed over military temperature range. The 2451 and 3400 type devices are combined because of similar data results.

6.2.3.1 Power Supply Current

All devices met the vendor specifications for power supply current at all temperatures except the 3400 devices, $V_{\rm DD}$ supply current, chip deselected. Supply current is discussed in more detail in the dynamic performance section of the MACI preselection report.

6.2.3.2 Leakage Currents

6.2.3.2.1 Input and Output Leakage Currents

The input and output leakage currents were well below the vendor specification limits on all devices tested over all temperatures.

6.2.3.2.2 Erase Substrate Leakage Current

The erase substrate leakage current on the 2810 and 2401 was well below the vendor specification at all temperatures. The leakage current among devices varied greatly, however. The minimum and maximum erase substrate leakage currents from the sample devices are shown for each device type in Tables 6.3 and 6.4. This is useful in comparing nitride thickness, and therefore endurance, which has been shown to be related to erase substrate leakage current.

6.2.3.3 Data Output Voltages

Of the devices passing the data output voltage tests, all device types were withn vendor specification and standard TTL logic levels. Timing problems which occurred due to limitations of the tester being used rendered some readings unreliable. These were discarded and not included in this comparison.

(1) Data output voltages are not included here due to timing problems during testing which rendered some readings unreliable.

TABLE 6-1. RESULTS OF RADIATION TESTING OF MNOS DEVICES FOR MACI - EAROM PROGRAM

Average Change VT/Decade-Zeros Pre Post		0.2763		٠	0.4773	-	0.3700			0.4207	
Average Change V _T /Decade-Zero Pre	į	0.2774			0.4584		0.4237			0.4143	
Retention Pre Post		1.49 1.72 x1020 x1020			1.15 2.36 x1011 x1011		4.75 5.01 x109 x109			4.19 8.28 x1014	
NT Zeros	0	0	0.033	0.02	0.01	-0.28	0.02	-0.18	0	0.02	0.03
Change Vr.	0	-0.2	0	0	0.02	-0.22	0	-0.22	0	0	-0.02
V _T Zeros	-5.14	-5.14	-5.14	-12.48	-12.45	-12.72	-12.1	-12.08	-9.5	-9.5	-9.5
Initial Vr Unes Zeros	0.58	0.58	0.56	-7.7	-7.7	-7.88	-7.8	-7.8	-4.14	-4.11	4.14
Total Dose	0.02	2.02	2002.02	0.02	2.02	2002.02	2.0	2002.0	0.2	2.02	2002.02
Rad Exp.	106	108	1011	106	108	1011	108	1011	106	108	1011
Device	1046	#40e		1030	#507		3400 #217		0100	#334	

TABLE 6-2. DC PARAMETERS 7053

DEVICE TYPE: 7053

Test	Symbol	Conditions Vss = 5.0V = -VDD	Pins	Vendor Spec.	-450C	٥٥٥	2500	7000	125°C	u D
V _{CC} Supply Current	$\mathfrak{D}_{\mathbf{I}}$		ν	25 or 30 max.	17.67	15.05	12.97	11.25	9.16	É
V _{DB} Supply Current	OCI		Λου	25 max.	16.20	12.28	9.92	8.56	6.94	Æ
Vp Supply Current	d I		Vp	5.0 мах.	3.05	2.53	2.57	2.41	2.14	É
Input Load Current	$_{ m I_{IL}}$	VIN = VCC	A0- A6	10 max.	2.86	2.37	2.16	1.80	1.48	Æ
Input Load . Current	ПІ	VIN = GND	A0- A6 ₩	350 мах.	355	294	292	529	239	¥
Input Load Current	IIL	λιν = ν _ι ν	മ	10 мах.	37.47	26.76	20.15	17.03	12.42	A
Input Load Current	П	VIN = CND	le:	350 max.	216	174	162	149	132	¥
Output Low Voltage	VOL	I _{OL} = 1.6 mA @ 25V	D ₀ - D ₇ (CS)	0.6 max.	.246	.288	.282	.320	175.	>
Output High Voltage	МОМ	I _{OH} = 100µA	νος - _D ν	2.4 min.	4.52	4.56	4.54	4.49	4.44	>
Chip Select Low Current	TSJ	0 < VCS < 0.8	R	0.2 min	5.37	4.74	4.52	3.96	3.48	Ę
Chip Select High Current	ICSH	2 < VCS < VCC	হ্র	2.2 min.	13.49	12.05	11.40	10.01	8.80	Æ
27										

TABLE 6-3. DC PARAMETERS 2451/3400

DEVICE TYPE: 2451/3400

Test	Symbol	Conditions VSS = 5.0V	Pins	Vendor Spec.	-45°C 0°C	1 1	289C	70oC	125°C	Uni
Data Output High Voltage	Мон	I _{OH} = -2 mA	D0-D3	3.5 min:	4.86	4.86	4.86	4.86	4.86	>
Data Output Low Voltage	TOA	IOL = 2 mA	D0-D3	0.4 max.	0.110	0.139	0.155	0.177	0.207	>
Control Input Leakage Current	$\mathfrak{I}_{\mathrm{I}}$	VIN =-10V	co, cı	-2.0 шах	0033	0035	0041	0042	0052	¥
Data Input Leakage Current	Œ1I	V _{IN} =-10V	D ₀ - D ₃	-10.0 max.	0041	0045	0062	0052	0163	¥
V _{SS} Supply Current	$SS_{\mathbf{I}}$	V _{DD} = -12V V _{GG} = -30V Chip Selected	VSS	29.0 мах	15.23	11.93	11.23	9.62	8.66	A A
VGG Supply Current	$\mathfrak{H}_{\mathbf{I}}$	VDD = -12V VGG = -30V	99 _A	-4(2451) -3(3400)	-2.74	-2.06	-1.54	-1.50	-1.31	Ę
V _{DD} , Supply Current	aaI	VDD = -12V VGG = -30V Chip Selected	VDD	-25.0 max.	-19.11	-16.53	-14.01	-11.03	-8.2	돹.
V _{DO} Supply Current	ua _I	V _{DD} = -12V V _{GG} = -30V Chip Desclected	V _{DD}	-12(2451) -7(3400)	12.04	-9.58	-8.45	-7.33	-5.97	뒽
28	·									
	•					_			_	

TABLE 6-4. DC PARAMETERS 2810

DEVICE TYPE: 2810

Test	Symbol	Conditions V _{SS} = 5.0V	Pins	Vendor Spec.	-480C	200	2500	70°C	125°C	Unit
Input Leakage Current	In	$V_{IN} = -10V$ $OL = V_{DO} = -15V$	<u>A</u> 0 -A10 ₩,VM, CS		0322	0352	0357	0355	0963	¥
Øl Leakage Current	101	$\frac{V_{IN} = V_{D0}}{W = -20V} = -24V$	Ø1	-200 max.	0	0	0	21	-7.12	4
Output Leakage Current	Io	VIN = -10V, Chip Deselected	D ₀ - D ₃	-10.0 max.	024	023	026	026	075	¥
V _{DD} Supply Current	IDD	V _{IN} = -14V Outputs Open Read Mode	Λου	-16 max.	-11.19	-8.88	-8.05	-6.72	-5.72	Ą
VDD Supply Current	I_{DD}	VIN = -23V Outputs Open Write Mode	VDD	-30 мах.	-4.61	-3.84	-3.53	-3.02	-2.68	¥
Data-Output High Voltage	ναн	TTL or MOS Load CL = 100pf	Do - D3	3.5 min.	4.91	4.95	4.95	4.95	4.93	>
Data-Output Low Voltage	ТОЛ	TTL Load	Do - D3	-1.6 max	-7.79	-7.65	-7.30	-7.29	-6.07	>.
Data Output Low Voltage	тол	MOS Load CL = 100pf		-2 тах	-16.38	-13.74	-15.29	-15.03	-14.51	>
Erase Substrate Leakage Current	IEE	VIN = -23V (Average)	VEE	-200 шах	-3.79	-5.73	-7.56	-12.49	-18.87	Y.
Erase Substrate Leakage Current	IEE	V _{IN} = -23V (Minimum)	VEE		-0.1	-0.3	-0.3	-0.4	-1.5	F
Erase Substrate Leakage Current	Tef.	$V_{IN} = -23V $ (Maximum) $V_{IN} = -20V$	VEE		-14.3	-20.9	-27.6	-48.1	-74.7	¥
29										
	-	-	-	•		-	-	-	_	

TABLE 6-5. DC PARAMETERS 2401

DEVICE TYPE: 2401

SIMILAR TO 2810 EXCEPT IN THESE PARAMETERS

				48	0-165	91
Units	Æ	Ę	4	¥	¥	
125°C	-4.75	-10.50	-4.98	-3.2	8.6-	
70°C	-7.22	-13.74	-2.1	-0.2	-6.4	
2500	-9.23	-16.66	-1.3	0	-4.5	
	-10.22	-18.27	-1.08	-0.1	-3.8	
-45°C 0°C	-12.86	-22.16	82	0	-3.2	
Vendor Spec.	-12 пах	-25 мах.	-200 тах			
Pins	αα _A	VDD	VEE	VEB	VEE	
ions	V _{IN} = -14V Outputs Open Read Mode	V _{IN} = -23V Outputs Open Write Mode	3V (Average)	3V (Minimum)	3V (Maximum) 0V	
Conditions	VIN = -1 Read Mod	VIN = -2 Write Mo	$\frac{V_{IN}}{W} = -23V$	$\frac{V_{IN}}{W} = -23V$	$\frac{V_{IN}}{W} = -23V$	
Symbol	Inc	IDD	IŒ	1 EE	læ	
	V _{ID} Supply	V _{DD} Supply Current	Erase Substrate Leakage Current	Erase Substrate Leakage Current	Erase Substrate Leakage Current	30




FIGURE 6-14. 2451 V_{SS} SUPPLY CURRENT (I_{SS}) VENDOR SPEC: -29 MA MAXIMUM






FIGURE 6-15. 3400 V_{SS} SUPPLY CURRENT (I_{SS}) VENDOR SPEC: -29 MA MAXIMUM








FIGURE 6-18. NCR2810 ERASE SUBSTRATE LEAKAGE CURRENT (I EE) VENDOR SPEC: -200 µA MAXIMUM




FIGURE 6-19. 2401 ERASE SUBSTRATE LEAKAGE CURRENT VENDOR SPEC: -200 µA MAXIMUM




FIGURE 6-20. 2401 V_{DD} SUPPLY CURRENT WRITE MODE VENDOR SPEC: -25 MA MAXIMUM




FIGURE 6-21. 2401 V_{DD} SUPPLY CURRENT (I_{DD}) READ MODE VENDOR SPEC: -12 MA MAXIMUM




FIGURE 6-22. 7053 CHIP SELECT HIGH CURRENT (ICSH)
VENDOR SPEC: 2.2 MA MINIMUM




FIGURE 6-23. 7053 VDD SUPPLY CURRENT (IDD) VENDOR SPEC: -25 MA




FIGURE 6-24. 7053 V_{CC} SUPPLY CURRENT (I_{CC}) VENDOR SPEC: 30 MA MAXIMUM CHIP SELECTED





FIGURE 6-25. 2451 VDD SUPPLY CURRENT (IDD) VENDOR SPEC: -25 MA MAXIMUM CHIP SELECTED



2451 V_{DD} SUPPLY CURRENT (I_{DD}) -25 MA MAXIMUM CHIP DESELECTED FIGURE 6-26. VENDOR SPEC:

6.2.3.4 Input Load Current

Vendor data for this parameter was specified for the 7053 device type only. For this reason, only the 7035's were tested for this parameter; therefore, no comparison can be made to other devices. The 7053 met the vendor specification at all temperatures on all inputs except the E input. (See Table 6.1).

6.2.4 Conclusions

The vendor specification values for input and output leakage currents seem to be highly conservative ratings. These parameters will be studied in more detail in selected device testing to determine a suitable value to expect without affecting yield.

In cooperation with NCR personnel, the relationship between nitride thickness and endurance (erase/write cycling) was investigated to determine if a practical screening method could be devised. One method suggested by NCR is the measurement of erase substrate leakage current which is inversely related to nitride thickness and hence, endurance. In this way, devices could be graded according to leakage current, in addition to other methods, as having a relatively thick nitride (high endurance) or thin nitride (low endurance). The minimum and maximum current values in addition to the average currents are shown for the 2810 and 2401 types in Tables 6.3 and 6.4 respectively. Erase substrate leakage current can only be measured on these two block erase type devices. According to the data, the 2401 device had lower average leakage currents than the 2810 device. This would tend to indicate that the 2401 has superior endurance characteristics. However, due to the small data base and the large variation of nitride thickness among lots, and within the same lot, further testing with devices from many lots would aid in forming a more definite conclusion. This test will be used for final device characterization to eliminate relatively thin nitride parts. Other endurance tests are covered in the dynamic test section of the MACI preselection report.

In summary, the best device for performance to vendor specifications over the full military temperature range is the 2810 followed by the 2401, 2451/3400 and the 7053, respectively. The 2401 has better endurance characteristics than the 2810, but as mentioned, this conclusion is not totally reliable. All devices met the vendor specifications for power supply currents, however, the 2810 device requires less current per bit followed by the 2401 device. This is demonstrated in the dynamic performance section of the MACI preselection report.

According to dc parameters, the 2810 device type performance is superior to the other tested device types. In order of decreasing performance, the other types chosen are 2401, 2451/3400 and 7053.

6.3 Radiation Resistance

Flash X-Ray testing of all candidate devices was shown in the First Interim Report.

The earlier results of the radiation resistance tests of the MNOS devices showed their performance under flash X-Ray at high dose rates (ie: 1.4 x 10 Rds Sc/Sec/20 ns). Some results from internal Honeywell work and MACI associated tests are shown in Tables 6-4, 6-5, and 6-6. These three tables show GI ER3400 devices (Tables 6-4 and 6-5 in Plastic DIP and Table 6-6 in Ceramic) operated in a normal retention test mode with periodic exposures to varying doses of radiation from a CO.60 source. At the end of 50K rads of total dose, the device was operated at +85°C after storing data for 1.63 x 10^6 seconds. The threshold margins were still in the order of 3 volts.

Figures 6-27 through 6-30 show the plastic devices plotted against time with the total dose exposures shown. While the threshold shows a negative shift in threshold, the reference voltage also shifts correspondingly. The results show little degradation in the retention time due to the 50K rad exposure.

Figures 6-31 through 6-34 show ceramic devices with one exposure to 5K rads. Some problems developed in the devices which were traceable to the lot. The design changed after these devices were built to that of the devices in the plastic DIPs.

Figures 6-35 through 6-42 show schmoo's of the radiated devices taken in the following ways:

- Without rewriting,
- Rewritten.

Figures 6-43 and 6-44 are schmoo's of a similar device unradiated and used as a control device.

These results show that even after 50K rads exposure, these devices operate at room and $+85^{\circ}\text{C}$ close to their specifications. Using this data, a system could be designed using the shifted parameter data to operate in excess of 5 x 10^4 rads.

480-16591

TABLE 6-4. ∞_{60} TESTS 3400 PLASTIC

		No. 1			No. 3			No. 4	
	11-16-79 W Time	rite @13	:43:00	11-16-79 T	Write @13	:53:00	11-16-79 Time	Write @13	:56:00
	(Sec.)	$\mathbf{v_0}$	v ₁	(Sec.)	$\mathbf{v_0}$	v_1	(Sec.)	$\mathbf{v_0}$	$\mathbf{v_1}$
1	10	-15	-7.70	10	-15	-6.74	10	-14.44	-6.40
2	70	-15	- 7.70	77	-15	-6.80	70	-13.98	-6.42
3	495	-15	-7.70	500 <i>*</i>	-15	-6.86	495	-13.58	-6.44
4	3,657	-14.10	-7. 70	3,487	-14.50	-6.92	3,493	-13.18	-6.48
5	240,540	-13.26	-7.76	239,940	-13.58	-7.06	239,820	-12.38	-6.59
6	347,040	-13.18	-7.78	346,560	-13.52	-7.08	346,440	-12.30	-6.56
	11-20-79	1st Dose	e = 5K Ra	ad					
7	358,440	-13.28	-7.92	357,900	-13.66	-7.24	352,780	-12.50	-6.80
8	439,020	-13.02	-7.88	438,420	-13.60	-7.22	438,300	-12.44	-6.80
9	844,380	-12.96	-7.92	843,900	-13.50	-7.26	843,920	-12.34	-6.82
	11-27-79	2nd Dose	e = 15K I	Rad					
10	1,035,700	-13.36	-8.40	1,025,160	-13.88	-7.76	1,021,040	-12.90	-7.58
11	1,219,740	-13.26	-8.38	1,219,140	-13.76	-7.78	1,219,140	-12.84	-7.60
	12-3-79	3rd Dose	e = 15K I	Rad					
12	1,453,440	-13.60	-8.86	1,452,840	-14.06	-8.28	1,452,720	-13.38	-8.40
13	1,563,780	-13.60	-8.88	1,563,240	-14.08	-8.30	1,563,120	-13.32	-8.02
	14-4-79	4th Dose	e = 15K 1	Rad					
14	1,573,630	-14.12	-9.56	1,573,080	-14.56	-9.02	1,572,960	-14.04	-9.06
	12-5-79	Heat at	85°C 2 1	nour					
15	1,634,400	-13.68	-9.52	1,633,800	-14.12	-8.98	1,633,630	-13.64	-9.58
			v_R			v_R			v_R
Ini	tial 11-8-79		-10.33			-10.15			-9.82
Pos	t 1st Dose		-9. 96			-9.82			-9.52
_	t 2nd Dose		-10.26			-10.18			-10.09
Pre	3rd Dose		-10.26			-10.18			-10.09
	t 3rd Dose		-10.48			-10.44			-10.47
D -	4th Dose		-10.48			-10.44			-10.47

480-16591

TABLE 6-5. CO₆₀ TESTS 3400 PLASTIC

		No. 5			No. 6	
	11-16-79 W	rite 013:	:58:30	11-16-79	Write @14:	:11:00
	TIME			TIME		
	(Sec.)	v ₀	V ₁	(Sec.)	$\mathbf{v_0}$	V ₁
1	10	-14.38	-6.52	10	-15	-7.28
2	70	-14.08	-6.54	75	-15	-7.32
3	555	-13.58	-6.54	495	-14.68	-7.36
4	3,487	-13.24	-6.58	3,487	-14.26	-7.40
5	239,670	-12.40	-6.62	238,980	-13.40	-7.50
6	346,380	-12.34	-6.64	345,660	-13.34	-7.52
	11-20-79 1	t Dose =	5K Rad			
7	357,690	-12.46	-6.86	357,060	-13.48	-7.72
8	438,150	-12.38	-6.84	437,460	-13.42	-7.72
9	843,630	-12.28	-6 .86	842,880	-13.30	-7.74
	11-27-79 2r	nd dose =	15K Rad			
10	1,024,950	-12.60	-7.44	1,024,200	-13.66	-8.32
11	1,218,870	-12.48	-7.46	1,218,180	-13.48	-8.30
	12-3-79 3rd	i Dose =	15K Rad			
12	1,452,570	-12.80	-8.00	1,451,820	-13.84	-8.86
13	1,562,970	-12.78	-8.02	1,562,280	-13.80	-8.88
	12-4-79 4th	Dose =	15K Rad			
14	1,572,810	-13.20	-8.66	1,572,120	-14.18	-9.56
	12-5-79 Hea	t at 85°0	C 1 hour			
15	1,633,530	-12.64	-8.62	1,632,840	-13.64	-9.54
			v_R			v_R
Initial	11-8-79		-10.18			-10.06
Post 1st	Dose		-9.84			-9.72
Post 2nd	1 Dose		-10.14			-10.02
Pre 3rd			-10.13			-10.02
Post 3rd			-10.36			-10.25
Pre 4th	Dose		-10.36			-10.25

TABLE 6-6. CO₆₀ TESTS 3400 PLASTIC

		No. 201			No. 203	m		No. 221	221
	11-16-79 TIME	11-16-79 Write @13:22:00 TIME	:22:00	11-16-79 TIME	11-16-79 Write @13:25:00 TIME	:25:00	11-16-79 TIME	11-16-79 Write @13:28:00 TIME	:28:00
	(Sec.)	V ₀	٧,	(Sec.)	o V	۷,	(Sec.)	v ₀	٧,
-	10	-13.62	-7.72	10	-13.94	-7.72	10	-13.74	-8.80
~	70	-13.34	-7.72	70	-13.66	-7.74	70	-13.40	-8.72
e	510	-12.98	-7.74	495	-13.30	-7.74	495	-13.08	-8.70
•	3,414	-12.60	-7.74	3,487	-12.92	-7.72	3,487		-8.66
S	241,920	-11.86	-7.76	241,740	-12.22	-7.78	241,680		-8.62
9	348,600	-11.80	-7.85	348,480	-12.16	-7.78	348,360	-11.98	-8.62
	11-20-79	11-20-79 1st Dose =	5K Rad						
7	Shorted on Fixture	n Fixture		359,880	-12.44	-8.18	359,760	-12.30	-9.04
∞				ERASED,	RESTARTED	TEST	440,160	-12.22	-9.02
σ				1 10	-14.22	-8.10	845,580	-12.14	-9.02
				2 70	-13.04	-8.10			
				3 495	-12.52	-8.10			
				4 403,140	-12.10	-8.12			
	11-27-79	2nd Dose =	15K Rad						
9				NO TEST			1,030,320	-13.22	-10.56
			N N			V R			V _R
Ini	Initial 6-13-79	79	-9.08			-9.97			-9.60
Pos	Post 1st Dose		•			-10.14			-9.87
Pos	Post 2nd Dose		1			-10.58			-10.56

480-16591

A room temperature fast specification (ie: Ta \leq 850 ns @ VpD = -13 Vdc ±5%) is superimposed on the +25°C schmoo's to show the margin after exposure to 50K rads. The normal specification for 0 to +70°C operation is superimposed on the +85°C schmoo's showing the post-rad performance in relationship to that specification.

This testing was performed on the final device selected for delivery to ERADCOM (ER3400/NCR2451) to further define its operation in the military environment.





FIGURE 6-27. TOTAL DOSE VERSUS $V_{\overline{\mathbf{T}}}$






FIGURE 6-29. V_T VERSUS TOTAL DOSE 3400 NO. 4




FIGURE 6-30. TOTAL DOSE 3400 NO. 6




FIGURE 6-31. TOTAL DOSE 3400 NO. 229




FIGURE 6-32. $V_{\overline{T}}$ VERSUS TOTAL DOSE 3400 NO. 228




FIGURE 6-33. $V_{\overline{\mathbf{T}}}$ VERSUS TOTAL DOSE 3400 NO. 203




FIGURE 6-34. $V_{\overline{T}}$ VERSUS TOTAL DOSE 3400 NO. 221

25°C POST RAD SCHMOO MD150 2-0 PLOT ESW 30 VERSUS ESW 32 COMPOSITE OF FIRST 1 SAMPLES

0580-268




FIGURE 6-35. 3400 NO.3 25°C POST RAD SCHMOO




FIGURE 6-36. ER 3400 NO.3 +85°C POST RAD SCHMOO




FIGURE 6-37. 3400 NO.3 +25°C POST RAD SCHMOO NO. 3




FIGURE 6-38. 3400 NO.3 +85°C POST RAD SCHMOO NO. 3

+25°C POST RAD SCHMOO NO. 4 MD150 2-D PLOT ESW 30 VERSUS ESW 32 COMPOSITE OF FIRST 1 SAMPLES




FIGURE 6-39. ER 3400 NO.4 +25°C POST RAD SCHMOO NO. 4







FIGURE 6-40. ER 3400 NO.4 +85°C POST RADIATION TEST

+ 25°C POST RAD SCHMOO 3400 NG. 4 (REWRITTEN)
MD150 2-D PLOT ESW 30 VERSUS ESW 32
COMPOSITE OF FIRST 1 SAMPLES



TA - NS

FIGURE 6-41. 3400 NO.4 +25°C POST RAD SCHMOO (REWRITTEN)

+85°C POST RAD SCHMOO NO. 4 (REWRITTEN)
MD150 2-0 PLOT ESW 30 VERSUS 32
COMPOSITE OF FIRST 1 SAMPLES




FIGURE 6-42. 3400 NO. 4 +85°C POST RAD SCHMOO (REWRITTEN)

+25°C NO RAD CONTROL DEVICE MD150 2-0 PLOT ESW 30 VERSUS ESW 32 COMPOSITE OF FIRST 1 SAMPLES

0580-21B





FIGURE 6-43. 3400 NO. 26 +25°C NO RAD CONTROL DEVICE

+25°C NO RAD SCHMOO MD150 2-D PLOT ESW 30 VERSUS ESW 32 COMPOSITE OF FIRST 1 SAMPLES



T_A - NS FIGURE 6-44. 3400 NO. 26 +25°C NO RAD SCHMOO CONTROL DEVICE

7.0 MNOS UNIQUE CHARACTERISTICS

In the last report characteristics unique to MNOS (i.e., non-volatile semiconductor memories) were discussed. The characteristics identified were:

- Static Retention,
- Read Disturb Retention,
- Endurance.

Each of these was discussed in some detail in the last report and defined. This report shows some of the parameters related to these characteristics and discusses their influence on testing and applications.

7.1 Static Retention

Some of the parameters tested in this program that influence static retention are:

- Write Bias,
- Write Time,
- Temperature Variation of Reference Voltage.

While these parameters affect retention, they also influence the read disturb retention and endurance.

7.1.1 Write Bias

One method proposed to reduce endurance effects is to reduce the erase and write voltages. In doing this knowledge of the relationship between the write voltage and the resulting threshold values must be known to insure that a full retention characteristic is obtained (or at least a predictable value is known).

Tests were conducted to determine the relationship to the value of the applied write bias to the resulting threshold. In order to further determine characteristics based on the relative "thickness" of the nitride layer the devices tested were segregated by the thickness measurements used in initial testing. It was anticipated that the "thin" nitride parts would write at lower potential and result in "deeper" written ${\tt V}_{\tt T}$'s (defined earlier as "O"'s).

Figure 7.1 through 7.6 show that the initial assumptions were somewhat accurate. The thinner parts (Figures 7.1 through 7.3) show that while the resulting thresholds were "deeper" no clear indication of lower writing potential

was established. The "thicker" parts saturated at a lower write potential but with a softer threshold. No retention measurement was taken after writing the devices to determine if there was any differences in charge distribution resulting from the soft writing due to limits on the scope of the program. This test is suggested for those interested in pursuing this approach.

7.1.2 Variable Write Time

Since the writing process in MNOS is both voltage and time dependent, one method of varying the threshold level to which the memory transistors are set is by a shortened write cycle. This is particularly important for systems requiring (or desiring) a faster write. Data acquisition and simulated tape or disc systems are good examples of this type application.

While reduced retention can be expected due to the "soft" threshold that results from reduced write times, an enchanced endurance characteristic is expected from the reduced cycle. The possibility of an increased decay slope of retention and reduced high temperature performance should be investigated due to possible changes in charge distribution resulting from the "soft" writing.

Table 7-1 shows the results of write time testing performed with NCR2810's, NCR2457's and GI3400's. Figure 7-1 through 7-14 show the plotted data. Figures 7-1 through 7-3 show the writing characteristic of the NCR2810. Using the thick/thin Nitride grading of the parts it can be seen the "thin" part writes down further and faster than the thicker parts as was expected. The part in Figures 7-4 and 7-5 were previously used in endurance testing and show a fast, deep write characteristic.

Figures 7-6, 7-7, 7-12, 7-13 and 7-14 are examples of "thin" nitride 3400's and 2451's which exhibit the fast write characteristic while Figures 7-8 through 7-11 are relatively thick parts which show a slower write characteristic. All parts arrive at full saturation long before the specified condition indicating use in a system requiring faster writing is practical.

TABLE 7-1. WRITING CHARACTERISTICS

Write Boundary Threshold Voltage

Device									
Period	6 μ Β	8 µs	10 μs	12 µs	14 μs	16 μs	20 μs 24 μ	s 28 µs	Timer
T _W	11.2 με	15.2 µв	19.2 με	23 με	27 με	31 μs	39 μs 47 μ	s 55 μs	Erased
207	None	None	None	None					10
209	None	None	-11.91	-12.10	-12.26	-12.38	-12.54 -12.64	-12.64	14
211	None	None	-10.26	-10.36	-15.00	-15.00			15
212	None	None	-11.94	-12.28	-12.50	-12.66	-12.88 -13.04	-13.14	11
						20 -	42 -		
Period	6 µs	8 µs	10 μs	16 µs	34 µs	32 µs	42 µs		
TW	11.2 με	13.2 µs	19.2 με	31 μs	47 μs	63 µs	83 µs		
Period	None	None	None	-11.68	-12.00	-12.10	-12.30		16
212	-11.98	-12.68	-12.94	-13.08	-13.18	-13.26	~13.78 ~13.34	-13.36	10
Device									Plot Data
Period	10 дв	90 μs	170 µs	250 μs	330 µs	410 μs	400 μs Soft Erase	3/12/79	
T _W	19.2 μв	179 με	339 µs	499 μ8	659 µs	819 μs	979 μs	Write pul	lse width
2-7	None	-12.18	-12.96	-13.12	-13.20	-13.28	-13.32 53	Plot	
209	-11.84	-13.76	-13.50	-13.60	-13.66	-13.72	-13.74 10	Plot	
211	-11.28	-16.00	None				4	Endurance	e
212	-11.92	-13.76	-14.00	-14.10	-14.18	-14.22	-14.26 27	Endurance	e

TABLE 7-1. WRITING CHARACTERISTICS (Continued)

								Plot Data	1
215							4		
227							3		
504 None	-13.12	-13.44	-13.62	-13.72	-13.82	-13.88	8	Plot	
509 -11.88	-13.56	-13.82	-13.16	-13.98	-14.04	-14.10	1	Plot	
514 -11.66	-13.20	-13.44	-13.56	-13.68	-13.66	-13.40	2		
530 -11.69	-13.90	-13.70	-13.88	-13.90	-13.92	-13.98	2	Radiated	
Device									
Period	10	14	18	22	26	30	34	42	Erase
T _W									
509 -11.70	-12.30	-12.58	-12.74	-12.84	-12.94	-12.94	-	13	
511 -11.56	-12.00	-12.30	-12.44	-12.56	-12.64	-12.64	-	13	
504 None	-11.52	-11.84	-12.06	-12.22	-12.34	-12.36	-	13	
530 -11.54	-12.14	-12.42	-12.60	-12.72	-12.82	-19.92	-13.02	17	
Period	10 μs	90 µs	170 με	250 μs	330 <i>μ</i> 's	410 µs	490 μs Erases		
T _W 19.2	μ s 179 μ s	339 με	499 μ s	659 µs	819 μs	979 µs		Write pul	se width
533 None	-13.30	-13.88	-14.18	~14.38	-14.56	-14.66	12.00	8	Plot
536 None	-13.30	-13.89	-14.20	-14.40	-14.58	-14.72	11.36	9	Plot
541 None	-12.80	-13.34	-13.68	-13.90	-14.04	-14.18	10.93	9	Plot

8.0 COMPARISON MATRIX

Table 8-1 shows comparisons of the preselection devices on many parameters. Values shown in Table 8-1 represent measurements taken in MACI Program and may not reflect vendor specification values.

TABLE 8-1. MNOS DEVICE COMPARISON TABLE

MILITARY APPL. COST 910K PCS DENSITY SPEED/TACC \$B1ts/Word -55 -+1250	SPEED/TACC -55 -+1250	RETEN Static 25°C STATIC +125°	RETENTION BIASED C Static +15°C READ DISTURB Scale 1-4	ENDURANCE RETENTION AFTER 10 ⁴ E/W	VENDOR SUPPORT	POWER + 25	+125 WRITE	DC PARAMETERS GRADED 1 - 5	RADIATION AVT #2K RADS	PACKAGING	V _T RFAD	COMPENTS
0.34/Bit 4K Bits	4K Bits	1.7 x 1010 .4 x 1010 Sec	8.3 x 10 ⁸ -1.7 x 10 Sec	6.5 × 10 ⁵ 1.6 × 10 ⁷	STRONG > 5 YRS	125	790	r	0.28 %	22 PIN CER DIP	YES	Good Performer Fast Second source mvailable
4 .35µs65µs	. 35µs 65µ	 1.7 × 10 ⁷ -1.7 × 10 ⁸	n			393	227					:
0.354/Bit 4K Bits	4K Bits	1.1 x 10 ¹⁰ -1.1 x 10 ¹¹ Sec	No Test	3.2 x 10 ⁶ to 10 ⁸ 3.86 x 10 ⁸	STRONG > 5 YRS	33.9	182	r	0 . 18 V	22 PIN CER DIP	¥F3	Good Performer Fast Second source available
sng sng	. Sus 6µs	1 x 10 ⁸ - 3 x 10 ⁶ Sec				428.5	270					ļ
0.15¢/Bit 4K		1 x 10 ¹⁸ -4.7 x 10 ¹⁸ Sec	2 x 10 ²⁰ -9.5 x 10 ²¹ Sec	1 x 10 ⁸ 10 1 x 10 ¹²	WEAK	152	*:	2	4 EEO.0	24 PIN CER	YES	No vendor support Slow
suc.1.5us.		4.5 x 1012 .1 x 1017 Sec	-			228	638	1.10		DIP		
0.14/Bit 8K		2 x 10 ¹² . 2 x 10 ¹⁴ . Sec	2 x 10 ¹² . 7 x 10 ¹⁴ . 5 ec		STRONG > 5 YRS	190	711	1	ν 80.0	24 PIN CER	YES	Best mll-eround performer
\$.7µs-1.0µs	. 7µs-1,0µs	6.4 x 109 -1 x 1011 Sec	-	3.7 x 10 ¹¹		266	638			DIP		
1.3e/Bit 1K	Ħ	No Test	No Test	No Test	UNKNOWN	\$15	307	~	No Test	No Test	Ç.	Poor high temperature Performance not
8 1.5µs-2.7µs	1. Sps-2. 7ps	No Test	No Test		in works)	\$23	No Test					available

9.0 CONCLUSIONS

All the previously performed testing indicates that use of commercial MNOS EAROM's is both feasible and practical in military systems. The primary drawbacks to their use are:

- Limited sources Relatively minor semiconductor firms are only sources of parts. Combined with lack of interest in OEM sales of some vendors.
- Limited knowledge of technology by military personnel and prime contractors requires overcoming device credibility problems prior to system application.
- Parts not specifically designed for military use requires independent evaluation and characterization.
- Access time is not yet competitive with requirements of a large number of systems.
- Device process and circuit changes require recharacterization with no notice given by vendors about changes when they occur.

The preferred parts for military use are:

- NCR 2810
- Nitron 7810
- ER2810 G.I.
- ER3400 G.I.
- NCR 2451
- Nitron 7451.


While current results show the NC 7053 (Nitron) currently unsuitable, changes in the sense amplifier design and other improvements indicate it should be considered in future programs.

Of the above parts, the GI 3400 is the most available part and is being produced in a "high rel" version. Since it is pin compatible with the 2451 and 7451 it is multiple sourced and has characteristics that make it suitable for microporcessor applications.

10.0 TEST PLAN

The Test Plan shown below is a preliminary draft of the plan to be used to screen the selected parts for delivery to ERADCOM. The retention limits and a suggested Read/Distrub test approach does not appear in this plan as the details are being finalized.


A new approach to accelerated Read/Distrub testing using the write speed characteristic as an indication of the Read/Disturb characteristic is being investigated to determine the correlation.



(THIN MITRIDE PART - 2 ERASES V_{T} (VMG)=6.28V

FIGURE 7-1. WRITE WIDTH VERSUS V_{T} 2810 No. 318





 $v_{00},\ v\phi$ L 2810 Write voltage (22V VMg Part) - Volts

FIGURE 7-1a. WRITE VOLTAGE VERSUS V_T (THIN NITRIDE PART)







FIGURE 7-1b. WRITE VOLTAGE VERSUS VT (THIN NITRIDE PART)



("THICK" NITRIDE PART - 24 ERASES VMG -7.55V)

FIGURE 7-2. WRITE WIDTH VERSUS $\mathbf{V_T}$ 2810 No. 328




FIGURE 7-2a. WRITE VOLTAGE VERSUS $V_{\widetilde{\mathbf{T}}}$ (THIN NITRIDE PART)





FIGURE 7-2b. WRITE VOLTAGE VERSUS V_T (THIN NITRIDE PART)



(THICK NITRIDE PART - 275 ERASES, VMG - 8.29V)

FIGURE 7-3. WRITE WIDTH VERSUS V_{T} 2810 VERSUS 333




FIGURE 7-3a. WRITE VOLTAGE VERSUS $V_{\mathbf{T}}$ (THIN NITRIDE PART)




FIGURE 7-3b. WRITE VOLTAGE V_W-V_T ("THIN" NITRIDE PART)






FIGURE 7-3c. WRITE VOLTAGE VERSUS V_T
(THICK NITRIDE PART)





MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS-1963-




FIGURE 7-4. WRITE WIDTH VERSUS $v_{\mathbf{T}}$ (ENDURANCE DEVICE)




FIGURE 7-5. WRITE VOLTAGE VERSUS V_T (THICK NITRIDE PART)




FIGURE 7-5a. WRITE WIDTH VERSUS V_T (ENDURANCE DEVICE)




FIGURE 7-6. WRITE WIDTH VERSUS V_T 3400 NO. 207




FIGURE 7-7. WRITE WIDTH VERSUS V_T 3400 NO. 209




FIGURE 7-8. WRITE WIDTH VERSUS $V_{\overline{T}}$ 2451 NO. 541




FIGURE 7-9. WRITE WIDTH VERSUS $V_{\overline{T}}$ 2451 NO. 536




FIGURE 7-10. WRITE WIDTH VERSUS V_T 2451 NO. 533





FIGURE 7-11. WRITE WIDTH VERSUS v_T 2451 No. 504



95




FIGURE 7-13. WRITE WIDTH VERSUS V_T 2451 NO. 514




FIGURE 7-14. WRITE WIDTH VERSUS V_T 2451 NO. 530

APPENDIX A

FINAL TEST PLAN

MILITARY ADAPTATION OF A COMMERCIAL ITEM

(MACI)

PROGRAM ON MNOS EAROM(WAROM)

		Engineer
		•
by:		
	R.W. Carte Component	R.W. Carter Component Application by: R. Wiker

1.0 INTRODUCTION

This final test plan details the test methods and procedures to be used for 100 percent preconditioning, screening and lot quality conformance inspection of commercial MNOS WAROM devices for use in military applications.

The sequence of tests and procedures will be as follows:

- A. Device Procurement
- B. 100 percent Preconditioning and Screening
- C. Lot Quality Conformance Inspection
- D. Deliver 50 units
- E. Deliver Slash Sheet
- F. Deliver Final Report

1.1 Device Type

The device type that was determined to be the most suitable for military applications in the MACI preselection phase is the 3400/2451 1024 X 4 bit Word Alterable Read Only memory (WAROM).

2.0 GENERAL

2.1 Applicable Documents

The following documents of the issue in effect on the date of this test plan, apply to the extent herein.

MIL-M-38510 Microcircuits, General Specification for

MIL-STD-883 Test Methods and Procedure for Microelectronics

2.2 Electrical Tests

2.2.1 DC Parametric Tests

DC Parametric tests will be as specified in Appendix A.

2.2.2 AC and Functional Tests

AC and Functional Tests will be as specified in Appendix B.

2.3 Device Procurement

255 devices total will be procured: 225 - from General Instrument (G.I.), and thirty from National Cash Register (NCR).

3.0 PROCEDURE

Devices will be processed according to the Final Test Plan shown in Figure 3.0.

3.1 100 Percent Preconditioning and Screening

Preconditioning and Screening will be in accordance with method 5004 of MIL-STD-883 Level B and Table 3.1 herein and will be conducted on all devices prior to lot quality conformance inspection. The following conditional Criteria will apply:

- a. Burn-in Test Burn-in circuit of Figure 3.1a will be used.
- b. Interim and Final Electrical Tests Interim electrical tests will consist of the tests specified in Appendix B-1 and B-2 at an amibient of +25°C. After a one hour soak at +125°C, the test specified in Appendix B-3 conducted and the resulting V_T values and time recorded.

Following Burn-in, Final electrical tests will consist of the tests in Appendix B. The initial test will be that specified in B-3 at +25°C with the threshold and time recorded. The remaining tests will be performed at -55°C, +25°C and +125°C ambient using the tests specified in Appendix A and B-1.

3.2 Quality Conformance Inspection

From the devices which have successfully passed the 100 percent Class B screening, 119 samples will be submitted to the Quality Conformance Inspection requirements specified in Method 5005 of MIL-STD-883. This inspection will be composed of Group B and C tests. Group D (package related) tests were performed in the preselection phase and are not necessary to repeat. The tests and sample sizes for each group are summarized in Tables 3.2.1 and 3.2.2.

3.2.1 Group B Inspection

Group B inspection will be in accordance with Table 3.2.1 herein and as follows:

A. <u>Subgroups 1 and 6</u>: Physical dimensions and internal water vapor content were performed in Group D inspection and are not necessary to repeat here.




FIGURE 3-0. FINAL TEST PLAN

	1			1	
-30V	VGG/Vm	1	22	-Vss	+5V
-13V	VDD-	2	21	—A5	+5V
+5V	A6	3	20	A4	+5V
+5V	A7	4	19	— А з	+5V
+5V	As	5	18	A2	+5V
+5V	A9 —	6	17	A ₁	+5V
+5V	C ₀	7	16	— A ₀	+5V
+5V	C ₁	8	15	—CE	GND
+5V	vcc—	9	14	— WE	+5V
+5V	D ₃ —	10	13	— D ₀	+5V
+5V	D ₂	11	12	- D ₁	+5V
	l				

FIGURE 3-la. BURN-IN CIRCUIT

TABLE 3.1. 100 PERCENT PRECONDITIONING AND CLASS B SCREENING TESTS

Examination of Test	MIL- STD	Nethod Number	Details
Stabilization Bake, No end point measurements required	883	1008.1	24 hours +1 Condition C
Temperature Cycling	883	1010.2	Condition C +2
Constant Acceleration	883	2001	Condition E Y1 only
Seal Fine Gross Serialization Soak @ +125°C	883	2020	Condition A or B
Pre-Burn-In Electrical Test Functional Tests AC Tests		See 3.1b	
Burn-In Test	883	1015 See Fig. 3.1a	Condition C 168 hours at 125°C
Pinal Electrical Test DC Parametrics Functional Test AC Test		See 3.1b	
External Visual	883	2009	

TABLE 3.2.1. GROUP B TESTS 1/

MIL-STD-883				
Test	Method	Condition	LTPD	ACC#=0
Subgroup 1				
Physical dimensions 2/	2016		2 devices (no failures)	2
Subgroup 2		•		
Resistance to solvents	2015		3 devices (no failures)	3
Subgroup 3				
Solderability	2003	Soldering temperature of 260 ±10°C	15	3
Subgroup 4				
Internal visual and mechanical	2014	Failure criteria from design and construction requirements of applicable procurement document.	1 device (no failures)	1
Subgroup 5				
Bond strength Thermocompression	2011	Test conditon C or D	15	10

- 1/ Electrical reject devices from the same inspection lot may be used for all subgroups when end-point measurements are not required.
- 2/ Not required for qualification or quality conformance inspections where group D inspection is being performed on samples from the same inspection lot.

TABLE 3.2.2. GROUP C (DIE-RELATED TESTS)

			MIL-STD-883		Sample	Accept
	Test	Method	Condition	LTPD	Size	No.
Subgrou	<u>19</u> 1					
Stee	dy state life test	1005	Test condition to be specified (1,000 hours at 125°C)	5	77	1
Subgrou	p 2					
Temp	erature cycling	1010	Test condition C	15	25	1
Cons	tant acceleration	2001	Test conditon D Y ₁ orientation only			

Seal

(a) Fine

(b) Gross

Visual examination 1010 or End-point electrical 1011

parameters

B. All devices selected for testing will be programmed with an asymmetric slant pattern. After completion of all testing, the devices will be verified and erased (except those devices submitted for Group C testing).

3.2.2 Group C Inspection

Group C inspection will be in accordance with Table 3.2.2 herein and as follows:

- A. <u>End point electrical parameters</u> End point electrical parameters will be as specified in Appendix B at ambient temperatures of -55°Cm +25°C abd +125°C.
- B. Steady State Life Test Steady State life test will be performed using the circuit of Figure 3.1a.

3.3 Deliverable Devices

Of the remaining devices which have passed Group C inspection (and therefore screening), fifty devices will be selected as deliverable devices.

3.4 Final Report and Slash Sheet

The screening and lot acceptance test results will be presented in a summary report. A MIL-M-38510 type slash sheet will then be developed from this test data.

APPENDIX A

DC PARAMETRIC TESTS

FTCP HCR 3400	FALF	CHILD S	(coc
T 1 VOH			
01050070000: 0 110001A1AAA: 1 280750063500: A	:000000001AS		10320A00A00: 251211100000:
TICODIANA ANTE	14200701300:	<u>751711110000</u>	: ANDRAHO00000:
10320000000A0: 1 251718192003: 2		120100000000 AA2 400062000	
110000100000: A	11A00701400:		
*T 5 ISS			
110001100000: 2	(シイSI) 11A00701300:	251211100000	: ^A240006A600:
*1 7 IW	(3400)	,	
10321111AAO: 1 AAOR31000000:	10001A00000:	<u> 1210000000</u>	: 2105007A0000:
=	:0041111500		: AA2700063000:
10301111AAA0: 2	chip dese		•
*7 10 JDD	chip dece	leted (3400)	•
21 21			
*END OF FILE.			
CHD = PB			e participa e esta diferenciario e e primedire, aggio e este especializario del del

3400 TEST PIXTURE

Test	Symbol	Conditions Vss = 5.0V	Pins	Limits	Units
Data Output Bigh Voltage	VOE	IOH = -2 mA	D ₀ -D ₃	3.5 min.	V
Data Output Low Voltage	VOL	IOL = 2 mA	D ₀ -D ₃	0.4 max.	V
Control Input Leakage Current	ILC	$V_{IN} = -10V$	c ₀ ,c ₁	-0.1 max.	A
Data Input Leakage Current	ILD	V _{IN} = -10V	D ₀ -D ₃	-0.1 max.	A
Vgs Supply Current	I _{SS}	$V_{DD} = -12V$ $V_{GG} = -30V$ Chip Selected	V _{SS}	29.0 max.	πA
V _{GG} Supply Current	IGG	$V_{DD} = -12V$ $V_{GG} = -30V$	V _{GG}	-4 max.	mA
V _{DD} Supply Current	IDD	$V_{DD} = -12V$ $V_{GG} = -30V$ Chip Selected	V _{DD}	-25.0 max.	mA
V _{DD} Supply Current	I _{DD}	V _{DD} = -12V V _{GG} = -30V Chip Deselected	v_{DD}	-12 max.	mA